An Area Eecient 128 Channel Counter Chip ?
نویسنده
چکیده
A shift register of N bit length can be conngured (for most N) with a single exclusive-OR gate to generate periodically 2 N ? 1 diierent states. As each state is directly related to the number of clock pulses received, such a circuit can be used as a counter. The sequential readout of the bit pattern requires nearly no additional logic and many 'shift counters' can easily be daisy chained during readout in a multichannel system. A very regular and compact layout is possible due to the simple structure. The maximum clocking frequency of the circuit is high (above 50 MHz in a 2:4 m process) and independent of the length. A 128 channel scaler chip has been designed and tested to be used in the Bonn Compton Polarimeter for a fast measurement of beam prooles with silicon strip detectors. Other possible applications of this concept are specialized readout chips for microstrip and pixel detectors.
منابع مشابه
Application Mapping onto Network-on-Chip using Bypass Channel
Increasing the number of cores integrated on a chip and the problems of system on chips caused to emerge networks on chips. NoCs have features such as scalability and high performance. NoCs architecture provides communication infrastructure and in this way, the blocks were produced that their communication with each other made NoC. Due to increasing number of cores, the placement of the cores i...
متن کاملA 2-GHz, 6-mW BiCMOS Frequency Synthesizer
A 128-channel pulse-swallow frequency synthesizer includes a 3-mW VCO, a 2.2-mW 16/17 dual-modulus prescaler, a 9-b program counter, and a 7-b swallow counter. The circuit is fully integrated with the exception of the loop-filter capacitor. The ECL prescaler incorporates current sharing and circuit stacking techniques to reduce power consumption. Fabricated in a 1m, 20-GHz BiCMOS process, the c...
متن کاملCost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملBuilding-blocks for Designing DI Circuits
abstract We show universality and minimality of sets of primitives, to construct delay-insensitive (DI) networks, which provide exibility of their use in synthesis, and eeciency in their silicon implementation. Several approaches that improve on recent designs, in the literature, of a modulo-N counter are explored. Rudiments of a general design methodology for such asynchronous circuits via a f...
متن کاملQNoC asynchronous router
An asynchronous router for quality-of-service Networks on Chip (QNoC) is presented. It combines multiple service levels (SL) with multiple equal-priority virtual channels (VC) within each SL. VCs are assigned dynamically per packet in each router. The router employs fast arbitration schemes to minimize latency. Analytical expressions for a generic NoC router performance, area and power are deri...
متن کامل